This paper is a tutorial introduction to field-programmable analog arrays, as well as a review of existing field-programmable analog array architectures, of both educational and industrial origin.
Introduction
Recent trends in hardware design have seen a marked increase in the use of programmable devices such as CPLDs and FPGAs [Bro92] , and more recently field-programmable analog arrays (FPAA). Programmable devices reduce the time and cost of hardware prototyping. Design using field-programmable devices is automated through the use of sophisticated computer-aided design (CAD) tools, which synthesize circuits from schematic, high-level, or behavioural descriptions into usable hardware. This automated CAD flow reduces the need for detailed design expertise in developing working hardware and thus makes hardware design open to a greater number of consumers.
For many signal processing applications requiring low precision, analog ICs require smaller area and lower power than their digital counterparts, in large part due to their not requiring antialiasing filters and signal converters. For these reasons analog circuitry is advantageous for wireless and remote applications where compactness and low power consumption are important.
Overall, applications where analog ICs are finding continued usage include signal processing, wireless communications, control and monitoring.
Field-Programmable Analog Arrays, which offer rapid prototyping on a single IC, are proving to be a very useful tool for the design of working analog and mixed-signal ICs. Several commercial FPAA designs have been published, operating in both the continuous-time and discrete-time domains. Many university-based FPAAs have also been proposed. This paper reviews existing field-programmable analog array architectures. Section 2 is an overview of the concept of a field-programmable analog array. Section 3 is a review of the existing FPAA architectures, including that of a current conveyor-based approach. Section 4 concludes this paper.
Field-Programmable Analog Array Overview
A field-programmable analog array is an integrated circuit, which can be configured to implement various analog functions using a set of configurable analog blocks (CAB) and a programmable interconnection network, and is programmed using on-chip memories. Programming of an FPAA is done both in terms of the topology of the circuit to be instantiated, and in terms of its circuit parameters. Figure 1 shows a generic FPAA containing several CABs connected together through the use of an interconnection network. The configuration bit string is stored in a shift register. Some bits in the bit string are used to configure the connectivity of the interconnection network. Other bits are used to program the functionality of the CABs. A CAB is programmed to implement one of several analog functions such as adders, multipliers, logarithms, amplifiers, integrators, and so on.
Finally some bits are used to fine-tune the parameters defining the various functions realized in the CABs. For example, parameters could include the gain of an amplifier or the corner frequency of a lossy integrator.
Interconnection networks can take the form of a tree, crossbar, or datapath. In fieldprogrammable gate arrays, switches regularly take the form of pass-transistors. However this is not optimal for FPAAs since pass transistors introduce circuit non-idealities, which are detrimental to the linearity of analog circuits. Instead, circuit techniques such as switchedcapacitor circuits, or transconductors are used.
Function parameters, such as gain and corner frequency, are usually programmed using a voltage in a continuous range between the power supplies. These continuously variable parameters are discretized then loaded into the shift register in digital form, and can be converted to an analog value using signal converters. The analog value is then used to control transconductors and variable capacitors.
The CABs on an FPAA may be homogeneous or heterogeneous. For example, an FPAA could contain specialized CABs which realize only a few different functions, or the FPAA could contain CABs which are homogeneous but can be configured as many different functions. Also, CABs may be realized at different functionality levels, including transistor, sub-circuit, building block, macro block and sub-system levels. A study done in [Lee95a] determined that the optimal level, with respect to silicon area, in which to implement a CAB is the building block level, which includes operational amplifiers, transconductors, capacitors, diodes, and current conveyors.
The flow chart illustrated in figure 2 details the computer-aided design (CAD) methodology which is used to synthesize an analog circuit onto an FPAA. In a schematic editor, the user enters a schematic netlist of the desired circuit; the schematic can be at one of many logical levels, from behavioural down to transistor-level, depending on the synthesizing capabilities of the CAD tool.
The CAD tool then decomposes the schematic into basic units and synthesizes it in terms of the resources available on the FPAA. Then the circuit is placed and routed, and the original schematic is back-annotated. Verification is performed to see if the mapping of the circuit onto the FPAA meets all design specifications. If not, the whole procedure can be repeated within a matter of minutes. When design specifications are met, a configuration bit string is generated by the CAD tool and downloaded onto the FPAA IC, instantiating the designer's circuit. The downloading is usually performed using the parallel port of a personal computer; often the configuration can also be stored in an on-board EEPROM. If the designer decides to change the circuit, then redesigning and reprogramming the IC can be done in a matter of hours instead of the months it would take to redesign and fabricate a new ASIC. respectively. The VCO is constructed using a multiplier, integrator and amplifier. Finally, the mapping is shown in figure 3(c) . CAB 1 is the phase detector. CAB 2 is the low-pass filter.
CABs 4 through 6 realize the VCO.
Existing FPAA Designs
Several industrial and university-based research groups have published FPAA designs. This section is an overview of the circuit techniques used in the various designs.
Early FPAA Designs
An early conceptual FPAA design is the Proto-chip by Sivilotti [Siv88] . The Proto-chip's CABs are designed at the transistor level, and the interconnection network is based on a tree structure.
Its target application was for the prototyping of analog neural networks. An early successful physical design was the one by Lee and Gulak [Lee91] . It was based on sub-threshold techniques and operates below 100kHz frequencies. Its target application was for the hardware implementation of neural networks. The advantage of using the sub-threshold technique was that the currents used are extremely low, leading to a very low power design.
University of Toronto FPAA
Lee and Gulak [Lee92] [Lee95b] designed a fully-differential continuous-time CMOS design based on operational amplifiers and a modification to the Czarnul four MOSFET transconductor [Cza86] . Its target application is for signal processing applications in the audio range, with IC test results presented for biquad filter, squaring, rectifier and VCO circuits. The CAB contains an op-amp as well as switchable feedback capacitors, and can also be used to implement a comparator by turning off the compensation capacitor. In this design, switches in the interconnection network are implemented using the transconductor, which acts as a programmable linear resistor. The transconductor is also used to realize a four quadrant multiplier. Figure 4 shows a mapping of a biquadratic filter containing two op-amps as well as several resistors and capacitors, onto the FPAA. Note that two CABs are used, as well as four transconductors. A PC-based CAD tool is used to program the FPAA.
IMP Electrically Programmable Analog Circuit (EPAC)
In 1995 IMP Inc. released a commercial FPAA-like product, the EPAC 50E10, and then released the EPAC 50E30 [Kle96] . Both are discrete-time designs based on switched-capacitor technology. 
Motorola MPAA020
In 1997 Motorola Inc. released a CMOS switched-capacitor FPAA design called the MPAA020 [Bra96] [And97]. The FPAA architecture, organized as an array of CABs, is depicted in figure 6.
The FPAA includes four rows of five CABs and is programmed using a 619-bit string. Each CAB can realize a first-order filtering function. A CAB can be connected to its immediate neighbours through the "local inputs" and "local outputs." It can also be connected to its other neighbours via a global bus accessed through the "global bus" input and "global outputs." As with the EPAC family, the clock speed is 1MHz, limiting bandwidths to 200kHz. A PC-based CAD tool accompanies the MPAA020. Programming of the MPAA020 is done via the serial port of a PC. The MPAA020 is no longer commercially available.
Fast Analog Solutions Totally Reconfigurable Analog Circuit
Fast Analog Solutions (FAS) has introduced the Totally Reconfigurable Analog Circuit (TRAC020) [FAS98, Brad96] , a continuous-time, log-domain bipolar design operating up to 4MHz. The TRAC includes 20 CABs, organized in two rows of 10 CABs, each capable of implementing one of the eight following functions: log, anti-log, non-inverting pass, addition, negating pass, op-amp, half-wave rectification, and off. The interconnection network is hardwired, as shown in figure 7. The leftmost pins act as inputs whereas the rightmost pins act as outputs. The intermediate pins can be configured either as inputs or outputs, depending on the configuration of the CAB to the immediate left of the pin. Topological programming is implemented by turning CABs off, and by external wiring of the pins. By turning a CAB off, its inputs and output are electrically disconnected, allowing the designer to use the output as an input to the subsequent CAB. Amplifier gain is determined by using off-chip resistors. Configuration of the CABs is accomplished using a 60-bit string. Once more, a CAD tool is used to configure the TRAC; the CAD tool includes a simulator to simulate a circuit before being downloaded onto the FPAA IC. FAS advocates a computational approach to analog circuit design, where circuits are designed with their functionality in mind (a top-down approach), rather than the underlying circuitry (a bottom-up approach). Functionality is demonstrated using a 4th-order Palmo filter. The Y node is an infinite impedance node, with no current flowing into it; in practice the input impedance is finite and must be taken into consideration in the circuit design. When a voltage is applied at node Y, that voltage is replicated at node X. This is similar to the virtual short on an opamp; however there is no need for negative feedback to achieve it. Also, when a current is injected into node X, that same current gets copied into node Z. The notation CCII+ denotes a positive Z output current conveyor. Continuous-time analog functions can be realized by hooking up other elements to the various terminals of the CCII. Stability is ensured since the gains in current and voltage from one node to another are unity.
Other Proposed FPAA Designs

Current Conveyor-Based Structures
There is thus no need to compensate a current conveyor. A current conveyor-based design may thus be able to operate at higher frequencies than its op-amp-based counterpart, and still produce significant gains at a savings in silicon area. Another advantage of using current conveyors rather than op-amps is that current conveyor-based amplifiers have a constant bandwidth, independent of gain. This is in contrast to op-amp-based amplifiers, which have a constant gain-bandwidth product.
Prémont et al [Pre96] have proposed a current conveyor-based FPAA design. The Configurable Analog Block (CAB) contains two current conveyors arranged in a feedback loop. The feedback arrangement allows the implementation of gyrators, which realize a second-order filtering function. The current conveyors are configured so as to be able to be switched off, electrically disconnecting their inputs and outputs. The architecture of the FPAA is to have locally interconnected CABs. A significant waste of silicon area can occur with the two current conveyor CAB since quite often only one of the two current conveyors is used and the other one must be turned off.
The CAB is the principal functional block in an FPAA. Some desirable functions for a CAB include amplification, integration, and differentiation, multiplication, addition, subtraction, log, anti-log and comparison. Figure 12 shows a potential current conveyor-based implementation of a CAB capable of implementing first-order filtering functions as well as amplification; the log and anti-log functions could potentially be added by having switchable diodes on the X and Z nodes. The CAB includes a current conveyor, two transconductors, two programmable capacitors, and a buffer. The transconductors realize programmable resistors. The response of the CAB is described by equation 1.
(1) By disconnecting C X and C Z , we obtain the response of an amplifier. Similarly, by disconnecting C X and R Z , we obtain the response of an integrator. As well, a lossy integrator function is obtained by disconnecting C X .
In the prototype implementation, the current conveyor is based on the Oliaei-Loumeau CMOS design [Oli96] . This implementation of the CCII, shown in Figure 13 , has been chosen for its low impedance on the X node, crucial in order to eventually implement a fast comparator. The variable resistors are implemented using CMOS double pair transconductors [Par86] ; this transconductor is configurable as a grounded, programmable resistor. The variable capacitors are implemented using programmable capacitor arrays (PCA), which produce discrete capacitor values. The unity gain buffer is based on an operational amplifier in a unity-gain feedback configuration.
Transistors M10 to M13 instantiate current sources, biased by V n1 and V p1 . The source-to-source current mirrors M1/M2 and M3/M4 ensure that the voltage at node Y is replicated at node X; each current mirrors' gate-to-source voltages must be equal in order to get equal currents through both branches of the current mirrors (a condition forced by the current sources). The two class-AB output stages M6/M7 and M8/M9 ensure that equal currents flow out of the X and Z nodes; the currents flowing through M2 and M4 are equal. M2 and M4 instantiate grounded-gate amplifiers which lower voltage variations on the X node, resulting in lower X impedance.
The transconductor chosen for this design is based on a CMOS double pair [Par86] , and is shown in figure 14 . Advantages of the CMOS double pair transconductor include its ability to be used to implement a grounded resistor, and the absence of mismatch problems between NMOS and PMOS transistors. Problems do exist, however, in terms of linearity and mismatch between the NMOS threshold voltages due to the body effect. The equivalent resistance is given by equation
(2)
A CMOS test chip, designed in double poly, triple metal 0.8µm CMOS, was fabricated. The chip contains four current conveyor-based CABs and a transmission gate-based interconnection network. Figure 15 shows a block diagram of the chip. Each circle represents a transmission gate connecting the two crossing wires. The X input on each CAB is connected to the X node on that CAB's current conveyor; this is done so as to implement adders and subtractors. The current conveyors are organized in a bipartite architecture, with connection between CCIIs of different groups. Figure 16 shows a die photo of the chip. Dimensions of the chip are 3.5mm × 1.5mm.
An amplifier is configured by turning on the transconductors on the X and output nodes. Figure   17 shows the frequency response of the amplifier at 2 and 14dB gains. The 3dB points for various gains were measured at 11 to 13MHz and are in agreement with current conveyor theory which states that bandwidth is approximately constant as a function of gain. Gains vary from 2 to 14dB.
The total harmonic distortion was measured at 2.89% (30.8dB) for a 10kHz 0.5V pp input sine wave (the input wave had a THD of 0.92%). Output noise of the amplifier for a bandwidth of 12MHz was measured as 11.52mV rms , resulting in a signal-to-noise ratio of 38.8dB for a 1V pp output. Power dissipation for the test chip in the amplifier configuration is 162mW for 5V operation. This compares well with simulation results of 165.3mW; simulations also show that the power dissipation of each current conveyor is 4.9mW. Most of the power dissipation is lost in the chip's output buffers, which each consume 28mW (included in the 162mW).
Tests were also performed for integrators, differentiators, and adders, all of which were functional. Test results are summarized in table 1. 
Conclusions
Several field-programmable analog array designs have been published in the past few years.
Most publications have concentrated on exploring different design techniques used to achieve desired performance parameters. A key area in which performance is critical is bandwidth.
Greater bandwidth allows FPAAs to be used in a greater range of applications, ranging from control to communications and signal processing. 
